

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(esposito b.<in>au)"

Your search matched 3 of 1637503 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly


» Search Options

[View Session History](#)

[New Search](#)

Modify Search

(esposito b.<in>au)

Search 

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

 **view selected items** [Select All](#) [Deselect All](#)

- ☐ 1. **Neural neutron/gamma discrimination in organic scintillators for fusion applications**
Esposito, B.; Fortuna, L.; Rizzo, A.;
[Neural Networks, 2004. Proceedings. 2004 IEEE International Joint Conference on](#)
Volume 4, 25-29 July 2004 Page(s):2931 - 2936 vol.4
[AbstractPlus](#) | Full Text: [PDF\(684 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ 2. **A neural system for radiation discrimination in nuclear fusion applications**
Esposito, B.; Fortuna, L.; Rizzo, A.;
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on](#)
Volume 5, 23-26 May 2004 Page(s):V-776 - V-779 Vol.5
[AbstractPlus](#) | Full Text: [PDF\(426 KB\)](#) IEEE CNF
[Rights and Permissions](#)

- ☐ 3. **Neutron emission profiles measurements from the FTU Tokamak neutron collimator diagnostic**
Bertalot, L.; Esposito, B.; Batistoni, P.;
[Plasma Science, 1999. ICOPS '99. IEEE Conference Record - Abstracts. 1999 IEEE](#)
[International Conference on](#)
20-24 June 1999 Page(s):175
Digital Object Identifier 10.1109/PLASMA.1999.829444
[AbstractPlus](#) | Full Text: [PDF\(230 KB\)](#) IEEE CNF
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

□ Author Search

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT



OPTION 1

Quick Find an Author:

Enter a name to locate articles written by that author.



Example: Enter Lockett, S to obtain a list of authors with the last name Lockett and the first initial S.



OPTION 2

Browse alphabetically

Select a letter from the list.

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Select a name to view articles written by that author

[Esposito A.](#)

[Esposito D.](#)

[Esposito F.](#)

[Esposito G.](#)

[Esposito J. M.](#)

[Esposito Marco](#)

[Esposito P. M.](#)

[Esposito R. G.](#)

[Esposito T. C.](#)

[Esposito B.](#)

[Esposito D. A.](#)

[Esposito Flavio](#)

[Esposito J.](#)

[Esposito Joel M.](#)

[Esposito N.](#)

[Esposito R.](#)

[Esposito S.](#)

[Esposito C.](#)

[Esposito E.](#)

[Esposito Francesco](#)

[Esposito J. A.](#)

[Esposito M.](#)

[Esposito P. G.](#)

[Esposito R. D.](#)

[Esposito T.](#)

☐ Author Search

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)



OPTION 1

Quick Find an Author:

Enter a name to locate articles written by that author.



No Authors found beginning with letter: hazanchuk

Example: Enter Lockett, S to obtain a list of authors with the last name Lockett and the first initial S.



OPTION 2

Browse alphabetically

Select a letter from the list.

[A](#) [B](#) [C](#) [D](#) [E](#) [F](#) [G](#) [H](#) [I](#) [J](#) [K](#) [L](#) [M](#) [N](#) [O](#) [P](#) [Q](#) [R](#) [S](#) [T](#) [U](#) [V](#) [W](#) [X](#) [Y](#) [Z](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by



☐ Author Search

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)



OPTION 1

Quick Find an Author:

Enter a name to locate articles written by that author.

hazanchuk



No Authors found beginning with letter: hazanchuk

Example: Enter Lockett, S to obtain a list of authors with the last name Lockett and the first initial S.



OPTION 2

Browse alphabetically

Select a letter from the list.

[A](#) [B](#) [C](#) [D](#) [E](#) [F](#) [G](#) [H](#) [I](#) [J](#) [K](#) [L](#) [M](#) [N](#) [O](#) [P](#) [Q](#) [R](#) [S](#) [T](#) [U](#) [V](#) [W](#) [X](#) [Y](#) [Z](#)

☐ Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "((multiplier <and> (scale <or> shift) <and> lut)<in>metadata)"

Your search matched 7 of 1637503 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☐ e-mail ☐ printer friendly

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

 [Select All](#) [Deselect All](#)

- ☐ 1. **CSD multipliers for FPGA DSP applications**
 Soderstrand, M.A.;
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
 Volume 5, 25-28 May 2003 Page(s):V-469 - V-472 vol.5
 Digital Object Identifier 10.1109/ISCAS.2003.1206319
[AbstractPlus](#) | Full Text: [PDF](#)(329 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. **Highly efficient, limited range multipliers for LUT-based FPGA architectures**
 Turner, R.H.; Woods, R.F.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
 Volume 12, Issue 10, Oct. 2004 Page(s):1113 - 1118
 Digital Object Identifier 10.1109/TVLSI.2004.833399
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(368 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **Novel CSD-based digital heterodyne circuit**
 Soderstrand, M.A.; Cho, G.Y.;
Signals, Systems and Computers, 2003. Conference Record of the Thirty-Seventh Asilomar
Conference on
 Volume 2, 9-12 Nov. 2003 Page(s):2151 - 2155 Vol.2
 Digital Object Identifier 10.1109/ACSSC.2003.1292361
[AbstractPlus](#) | Full Text: [PDF](#)(350 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **MSDCT Architecture Implementation with DA Based Optimized LUT**
 Kamran, M.; Feng Shi; Weixing Ji;
Intelligent Control and Automation, 2006. WCICA 2006. The Sixth World Congress on
 Volume 2, 21-23 June 2006 Page(s):10008 - 10012
 Digital Object Identifier 10.1109/WCICA.2006.1713956
[AbstractPlus](#) | Full Text: [PDF](#)(136 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 5. **Comparison of RNS and optimized FIR digital filters in Xilinx FPGA's**
 Kaluri, K.; Wen Fung Leong; Kah-Howe Tan; Johnson, L.; Soderstrand, M.;
Circuits and Systems, 2001. MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest
Symposium on
 Volume 1, 14-17 Aug. 2001 Page(s):438 - 441 vol.1
 Digital Object Identifier 10.1109/MWSCAS.2001.986206
[AbstractPlus](#) | Full Text: [PDF](#)(320 KB) IEEE CNF
[Rights and Permissions](#)

6. Multi-layer perceptrons with discrete weights



Marchesi, M.; Orlandi, G.; Piazza, F.; Pollonara, L.; Uncini, A.;
Neural Networks, 1990., 1990 IJCNN International Joint Conference on
17-21 June 1990 Page(s):623 - 630 vol.2
Digital Object Identifier 10.1109/IJCNN.1990.137772
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE CNF
[Rights and Permissions](#)



7. Comparison of low complexity clipping algorithms for OFDM

Hill, G.; Faulkner, M.;
Personal, Indoor and Mobile Radio Communications, 2002. The 13th IEEE International Symposium on
Volume 1, 15-18 Sept. 2002 Page(s):227 - 231 vol.1
[AbstractPlus](#) | Full Text: [PDF\(350 KB\)](#) IEEE CNF
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by
 Inspec

Inventor Information for 10/829559

Inventor Name	City	State/Country
HAZANCHUK, ASHER	SUNNYVALE	CALIFORNIA
ESPOSITO, BENJAMIN	OVIEDO	FLORIDA

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)[Foreign Data](#)[Invento](#)

Search Another: Application #

or Patent#

PCT /

/

or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Inventor Name Search Result

Your Search was:

Last Name = HAZANCHUK

First Name = ASHER

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08027666	5537564	150	03/08/1993	TECHNIQUE FOR ACCESSING AND REFRESHING MEMORY LOCATIONS WITHIN ELECTRONIC STORAGE DEVICES WHICH NEED TO BE REFRESHED WITH MINIMUM POWER CONSUMPTION	HAZANCHUK, ASHER
09863650	7058675	150	05/22/2001	APPARATUS AND METHOD FOR IMPLEMENTING EFFICIENT ARITHMETIC CIRCUITS IN PROGRAMMABLE LOGIC DEVICES	HAZANCHUK, ASHER
09891710	Not Issued	41	06/26/2001	Parallel samples, parallel coefficients, time division multiplexing correlator architecture	HAZANCHUK, ASHER
10326652	6888372	150	12/20/2002	PROGRAMMABLE LOGIC DEVICE WITH SOFT MULTIPLIER	HAZANCHUK, ASHER
10668449	6943579	150	09/22/2003	VARIABLE FIXED MULTIPLIERS USING MEMORY BLOCKS	HAZANCHUK, ASHER
10829559	Not Issued	30	04/22/2004	Method and apparatus for implementing a multiplier utilizing digital signal processor block memory extension	HAZANCHUK, ASHER
11168984	Not Issued	61	06/27/2005	Variable fixed multipliers using memory blocks	HAZANCHUK, ASHER
11264778	7124161	150	10/31/2005	APPARATUS AND METHOD FOR IMPLEMENTING EFFICIENT ARITHMETIC CIRCUITS IN PROGRAMMABLE LOGIC DEVICES	HAZANCHUK, ASHER
11477759	Not Issued	41	06/29/2006	Method and systems to align output signals of an analog-to-digital converter	HAZANCHUK, ASHER
11504849	Not Issued	20	08/16/2006	Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices	HAZANCHUK, ASHER
11830807	Not Issued	19	07/30/2007	VARIABLE FIXED MULTIPLIERS USING MEMORY BLOCKS	HAZANCHUK, ASHER
60236244	Not Issued	159	09/28/2000	Apparatus and method for implementing complex arithmetic circuits in programmable logic devices	HAZANCHUK, ASHER

Inventor Search Completed: No Records to Display.

Search Another: Inventor **Last Name**
HAZANCHUK

First Name
ASHER

Search

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Inventor Name Search Result

Your Search was:

Last Name = ESPOSITO
First Name = BENJAMIN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10668449	6943579	150	09/22/2003	VARIABLE FIXED MULTIPLIERS USING MEMORY BLOCKS	ESPOSITO, BENJAMIN
10712500	7269617	150	11/12/2003	HYBRID MULTIPLIERS IMPLEMENTED USING DSP CIRCUITRY AND PROGRAMMABLE LOGIC CIRCUITRY	ESPOSITO, BENJAMIN
10821377	Not Issued	41	04/09/2004	Maintaining data integrity for extended drop outs across high-speed serial links	ESPOSITO, BENJAMIN
10829559	Not Issued	30	04/22/2004	Method and apparatus for implementing a multiplier utilizing digital signal processor block memory extension	ESPOSITO, BENJAMIN
10922628	Not Issued	30	08/19/2004	Memory configured for multi-channel multiplication	ESPOSITO, BENJAMIN
11168984	Not Issued	61	06/27/2005	Variable fixed multipliers using memory blocks	ESPOSITO, BENJAMIN
11323387	Not Issued	30	12/29/2005	High-speed FIR filters in FPGAs	ESPOSITO, BENJAMIN
11820268	Not Issued	17	06/18/2007	Multichannel memory-based numerically controlled oscillators	ESPOSITO, BENJAMIN
11830807	Not Issued	19	07/30/2007	VARIABLE FIXED MULTIPLIERS USING MEMORY BLOCKS	ESPOSITO, BENJAMIN
10804294	Not Issued	41	03/18/2004	Efficient implementation of multi-channel integrators and differentiators in a programmable device	ESPOSITO, BENJAMIN J.

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name ESPOSITO	First Name BENJAMIN	<input type="button" value="Search"/>
---------------------------------	------------------------------	-------------------------------	---------------------------------------

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Google

asher hazanchuk

Search

[Advanced Search](#)
[Preferences](#)New! [View and manage your web history](#)

Web

Results 1 - 10 of about 81 for asher hazanchuk. (0.16 seconds)Did you mean: asher **bazanchuk**[Asher Hazanchuk Patent Inventor Sunnyvale, CA, US](#)

Also you can save patents and inventions by Asher Hazanchuk using our FREE Organizer. It takes only 30 seconds to sign up or login. ...
www.freshpatents.com/Asher-Hazanchuk-Sunnyvale-invdirh.php - 9k -
 Cached - [Similar pages](#)

[LinkedIn: Asher Hazanchuk](#)

Asher Hazanchuk's professional profile on LinkedIn. LinkedIn is a networking tool that helps users like Asher Hazanchuk discover inside connections to ...
www.linkedin.com/pub/1/667/602 - 7k - [Cached](#) - [Similar pages](#)

[LinkedIn: Asher Hazanchuk: Directory](#)

Directory of professionals named 'Asher Hazanchuk' on LinkedIn. LinkedIn is a networking tool that helps you discover inside connections to recommended job ...
www.linkedin.com/pub/dir/Asher/Hazanchuk?trk=ppro_find_others - 6k -
 Cached - [Similar pages](#)
 [More results from www.linkedin.com]

[CommsDesign - Optimizing Up/Down Conversion with FPGA Techniques](#)

Asher Hazanchuk is a senior manager of DSP applications and architectures at Altera. Asher has a master's degree in Computer Science and a bachelor's degree ...
www.commsdesign.com/design_corner/showArticle.jhtml?articleID=17100057 - 50k -
 Cached - [Similar pages](#)

[Asher Hazanchuk - DSP product planning - San Francisco Bay](#)

Asher Hazanchuk - View online information and relevant links for Asher Hazanchuk on Naymz, the Identity Search Engine.
www.naymz.com/search/asher/hazanchuk/403795 - 12k - [Cached](#) - [Similar pages](#)

[Circuit Cellar Ink - Asher Hazanchuk](#)

Circuit Cellar Ink Articles by Asher Hazanchuk. #83 June 1997, p. 20, On- and Off-Hook Caller ID Using DSP. Main Index. Author Index.
www.dlweed.com/circuitcellar/xhazanch.htm - 1k - [Cached](#) - [Similar pages](#)

[\[PDF\] The FPGA as a Flexible and Low-Cost Digital Solution for Wireless ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 Asher Hazanchuk and Sheac Yee Lim, "Optimizing Up/Down Conversion with FPGA ... Asher Hazanchuk, "Soft Multipliers for DSP Applications" GSPx Conference, ...
www.latticesemi.com/dynamic/view_document.cfm?document_id=23895 -
 Similar pages

[\[PDF\] Edge Detection](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 Asher Hazanchuk. Altera Corporation. Altera Corporation. 101 Innovation Dr. 101 Innovation Dr. San Jose, CA 95134. San Jose, CA 95134. (408) 544 7000 ...
www.altera.com/literature/cp/gsp/edge-detection.pdf - [Similar pages](#)

[Circuit Cellar - The Magazine for Computer Applications](#)

On- And Off-Hook Caller ID Using DSP, by Dave Ryan & Asher Hazanchuk, 20. PC Telephone Interface, by Chris Sakkas, 26. ...
www.circuitcellar.com/archives/titledirectory/81to100.html - 44k -
 Cached - [Similar pages](#)

[Attendees](#)

Asher Hazanchuk, Altera. Dr. John R.Hedstrom, Raytheon. Christopher Hylands, UC Berkeley. Jorn Janneck, UC Berkeley. Stan Jefferson, Agilent Technologies ...
ptolemy.berkeley.edu/conferences/01/attendees.htm - 8k - [Cached](#) - [Similar pages](#)

Did you mean to search for: asher **bazanchuk**

1 2 3 4 5 6 7

[Next](#)Download [Google Pack](#): free essential software for your PC

asher hazanchuk

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied?](#) [Help us improve](#)

©2007 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)